

Table of contents

1	General information	2
2	Information about the immersion tin (iSn) process	2
3	Intake requirements before processing immersion tin	4
3.	.1 Intake requirements for pcbs	4
3.	.2 Intake requirements for the base material	5
3.	.3 Intake requirements for the solder masks	5
	3.3.1 Solder mask type	5
	3.3.2 Solder mask layout	5
	3.3.3 other paints/prints	6
3.	.4 Cleanness of copper after the solder mask process	6
3.	.5 Painting work after solder mask coating	7
3.	.6 Thermal processes	7
3.	.7 Ionic contamination, other contamination	7
4	Terms of delivery and packaging	7
4.	.1 General information	7
4.	.2 Packaging of incoming and outgoing pcbs	7
5	Disclaimer of warranty	8

Table of figures

Fig. 2: solder mask residues	Fig. 1: condensate	4
Fig. 3: finger print/ copper contamination. 5 Fig. 4: mechanical defects on cooper pads. 5 Fig. 5: crystalline liquid residues 5 Fig. 6: mechanical solder mask defects 5 Fig. 7: 100% open hole/ allowed 6 Fig. 8: undefined closed/ not allowed 6 Fig. 9: not touching/ allowed 6 Fig. 10: pad touching solder mask/ not allowed 6 Fig. 11: clean copper surface/ allowed 7 Fig. 12: contaminated copper surface/ not allowed 7	Fig. 2: solder mask residues	4
Fig. 4: mechanical defects on cooper pads. 5 Fig. 5: crystalline liquid residues 5 Fig. 6: mechanical solder mask defects 5 Fig. 7: 100% open hole/ allowed 6 Fig. 8: undefined closed/ not allowed 6 Fig. 9: not touching/ allowed 6 Fig. 10: pad touching solder mask/ not allowed 6 Fig. 11: clean copper surface/ allowed 7 Fig. 12: contaminated copper surface/ not allowed 7	Fig. 3: finger print/ copper contamination	5
Fig. 5: crystalline liquid residues 5 Fig. 6: mechanical solder mask defects 5 Fig. 7: 100% open hole/ allowed 6 Fig. 8: undefined closed/ not allowed 6 Fig. 9: not touching/ allowed 6 Fig. 10: pad touching solder mask/ not allowed 6 Fig. 11: clean copper surface/ allowed 7 Fig. 12: contaminated copper surface/ not allowed 7	Fig. 4: mechanical defects on cooper pads	5
Fig. 6: mechanical solder mask defects 5 Fig. 7: 100% open hole/ allowed 6 Fig. 8: undefined closed/ not allowed 6 Fig. 9: not touching/ allowed 6 Fig. 10: pad touching solder mask/ not allowed 6 Fig. 11: clean copper surface/ allowed 7 Fig. 12: contaminated copper surface/ not allowed 7	Fig. 5: crystalline liquid residues	5
Fig. 7: 100% open hole/ allowed 6 Fig. 8: undefined closed/ not allowed 6 Fig. 9: not touching/ allowed 6 Fig. 10: pad touching solder mask/ not allowed 6 Fig. 11: clean copper surface/ allowed 7 Fig. 12: contaminated copper surface/ not allowed 7	Fig. 6: mechanical solder mask defects	5
Fig. 8: undefined closed/ not allowed 6 Fig. 9: not touching/ allowed 6 Fig. 10: pad touching solder mask/ not allowed 6 Fig. 11: clean copper surface/ allowed 7 Fig. 12: contaminated copper surface/ not allowed 7	Fig. 7: 100% open hole/ allowed	6
Fig. 9: not touching/ allowed	Fig. 8: undefined closed/ not allowed	6
Fig. 10: pad touching solder mask/ not allowed	Fig. 9: not touching/ allowed	6
Fig. 11: clean copper surface/ allowed	Fig. 10: pad touching solder mask/ not allowed	6
Fig. 12: contaminated conner surface/ not allowed 7	Fig. 11: clean copper surface/ allowed	7
rig. 12. containinated copper surface, not anowed	Fig. 12: contaminated copper surface/ not allowed	7



General information 1

- Orders: Only on the email-address bestellung@hofstetter-pcb.de Note: without an present order we will not proceed the production! Shipping: We need to know your preferred forwarder (TNT, DHL, UPS, • warding Agency, Express Mail Service, etc.) as well as your forforwarding option (e.g. Express Mail Service with time options) required
- Terms of payment: 10 days or as agreed • Unauthorized payment discount will be requested

Information about the immersion tin (iSn) process 2

•	Chemistry product type:	Stannatech [®] 2000H Atotech, horizontal system		
•	Formats:	Min: 150 mm x 100 mm Max: 610 mm x 600 mm (bigger formats on request)		
•	Pcb - thickness:	Min: 0.10 mm (<0.80 mm only on request) Max: 4.50 mm		
•	iSn thickness:	 Min: 0.8 μm Max: 1.0 μm (0.8 μm - 1.0 μm with c_{pk} = 1.33) Higher thickness only on request! Note: APL Hofstetter processing exact iSn-thickness, as requested! 		
•	iSn layer:	Pure tin (with small content of anti whisker additive - AWA) whisker category like IPC4554, rating 5		
•	Solderability performance ¹ : soldering	0.8 μ m (c _{pk} = 1.33) 2x reflow + 1 x wave/ selective shelf life <6 months from process date of iSn		
	soldering	1.0 μ m (c _{pk} = 1.33) 2x reflow + 1 x wave/ selective shelf life <12 months from process date of iSn		

¹ lead free solder process



- Storage conditions ²: $15 \le T \le 30 \cdot C \mid \le 70\%$ r.h.
- Loss of copper: ≤3.00 µm

² ZVEI professional association PCB and Electronics Systems 1 reference data / recommendation "storage conditions for unassembled pcbs " - dated February 2008



•	lonic contamination:	After the iSn process <0.50 μg/cm ² NaCl Equivalent (measured at the APL Hofstetter test board)
•	Laser blind micro vias: hole	Diameter min. 0.100 mm with aspect ratio max. 1:1 the drill should be trapezoid, because its ideal for it.

Normal drilling holes: Diameter min 0.200 mm with aspect ratio max 1:10

3 Intake requirements before processing immersion tin

3.1 Intake requirements for pcbs

APL Hofstetter excepts only pcbs without following criteria:

- Labels
- Adhesive residues
- Pen colour (e.g. x-out identification)
- Condensate, oil, grease, fingerprints
- Paint flitters, solder mask residues
- Milling dust
- Contaminations of all kinds
- Twisting and warping
- Unclean multilayer cutback
- Mechanical defects
- Entry opportunities of liquids (such as transition in rigid-flex-areas)



Fig. 1: condensate





Fig. 2: solder mask residues







Fig. 5: crystalline liquid residues

Fig. 4: mechanical defects on cooper pads



Fig. 6: mechanical solder mask defects

3.2 Intake requirements for the base material

Standard FR4 and Teflon®/ PTFE materials from global, established manufacturers are easily process able. Other materials can be made only after consultation (aluminium, ceramics etc.). Following base materials can not be processed:

0	FR1	0	FR2
0	FR3	0	CEM1/CEM2

3.3 Intake requirements for the solder masks

3.3.1 Solder mask type

All applied solder masks have to be approved for the immersion tin process by APL Hofstetter or Atotech. The solder masks have to be strictly coated according to the specifications of the lacquer manufacturer which means also that all recommendations which concern the immersion tin process have to be observed ³. There will be no undercut and/ or creeping detectable after the immersion tin process if the solder mask is coated strictly under the specification of the lacquers manufacturers.

Note: In the past the solder mask type TAIYO PSR4000 G23K and similar kinds has shown massive solderability problems on the iSn coating!

3.3.2 Solder mask layout

All layout work has to be done in accordance to IPC-A-600 class 3. In deviation to IPC-A-600 class 3 all holes have to be 100% open or 100% defined closed 4 .

³ Particularly a recommended UV - bump and/or special hardening times

⁴ ZVEI professional association PCB and Electronics Systems / reference data / recommendation "solder mask for

vias" - dated March 2012





Fig. 7: 100% open hole/ allowed



Fig. 9: not touching/ allowed



Fig. 8: undefined closed/ not allowed



Fig. 10: pad touching solder mask/ not allowed

3.3.3 other paints/prints

All additional lacquering or printing work prior to tinning (such as license plate lacquer, carbon lacquer, transfer printing, strippable lacquer, etc.) must be carried out in such a way that no impairments occur during the tinning process. In other words, they must be adhesive and inert. If there are justified concerns about this, processing must be rejected. If the tinning process is impaired as a result, subsequent costs (e.g. for cleaning, loss of production, etc.) will be charged.

3.4 Cleanness of copper after the solder mask process

The copper surface must be free of all kind of organic and/ or inorganic residues. The surface has to be cleaned by a micro etch and/ or abrasive process. The efficiency of the copper pre-treatment has to be approved. Note: The copper removal should be \sim 1.0 µm.





Fig. 11: clean copper surface/ allowed



Fig. 12: contaminated copper surface/ not allowed

3.5 Painting work after solder mask coating

All additional paint work should be done before the immersion tin process. The processing has to be handled strictly by the specification of the manufacturer. The varnish shall be approved for the immersion tin process.

3.6 Thermal processes

All thermal processes have to be done before the immersion tin process. All thermal processes after immersion tin (heat and cold), could lead to repeated the solderability in a negative way.

3.7 Ionic contamination, other contamination

The ionic contamination on pcbs at arrival at APL Hofstetter should be low as possible (<0.50 μ g/cm² NaCl equivalent).

4 Terms of delivery and packaging

4.1 General information

Scribed and milled multi-panels have to be solid to minimize the risk of breaking during the immersion tin process as packaging and shipment. Paper sheets between the pcbs are not allowed because they lead to handling problems. Drying agents are neither allowed because of the risk of corrosion and/ or mechanical damages.

4.2 Packaging of incoming and outgoing pcbs ⁵.

The packaging units have to be solid for re-using and further transportation to the customers. A bigger amount of packages has to be delivered on an euro-palette. All packaging units including the content should be packed solid to protect the good against damaging. It is necessary to pack the pcbs with damping materials (damping material should be dust and lint free). The pcbs in the packaging units have to be shrunk in suitable packages (min. 10 up to max. 25 units).

⁵ All the packaging materials used, may not influence the pcbs in any way negative.



5 Disclaimer of warranty

APL Hofstetter assumes no warranty for all defects which results from disregarding the general requirements, subsequent manipulation of the immersion tin layer and defects from the previous circuit board manufactures.